A 174pW-488.3nW 1Hz-100kHz All-Dynamic Resistive Temperature Sensor with Speed/Resolution/Resistance Adaptability

Haoming Xin¹, Martin Andraud¹,², Peter Baltus¹, Eugenio Cantatore¹ and Pieter Harpe¹
¹Eindhoven University of Technology, Eindhoven, The Netherlands, ²KU Leuven, Leuven, Belgium
h.xin@tue.nl

Abstract—A versatile resistive temperature sensor for Internet-of-Things (IoT) is presented, based on an all-dynamic architecture. This allows efficient scaling of power with conversion rate, enables optional oversampling for an adaptable resolution, and provides efficient adaptability to different resistor values. The sensor achieves a minimum power consumption of 174pW at 1Hz measurement rate, which scales up to 488.3nW at 100kHz. It offers a nominal rms resolution of 0.61°C and a resolution FoM as low as 1.82pJ·°C⁻¹.

Keywords—Temperature sensor, resistive bridge, SAR ADC, duty-cycling, dynamic, IoT

I. INTRODUCTION

The recent growing interest in IoT applications requires a new generation of ultra-low power on-demand sensing circuits. Due to the scarce energy available, circuit specifications shift from high performance requirements to ultra-low power constraints. Specifically considering temperature sensors, that are widespread in IoT applications, a moderate resolution of 0.1°C to 1°C is usually acceptable, but the power consumption should be down to nW level. In addition, a short measurement time and ultra-low sleeping power are critical to enable efficient duty-cycling of the overall IoT node. Resistor based temperature sensors have a high efficiency [1] but mostly target high resolution, resulting in μW-level power consumption [2]. Moreover, these Sigma Delta Modulator (SDM) based approaches require oversampling and active DC-biased circuits. This is not favorable for IoT, as conversion times are long and it is difficult to duty-cycle the DC bias quickly and efficiently. A SAR-based alternative [3] also required static biasing at μW-level. Recent low-power sensors [4, 5] have long conversion times and do not support duty-cycling, while still consuming >70nW. The design in [6] consumes only 113pW but is limited in temperature range (-20 to 40°C) and operating speed (fixed to 0.2Hz).

To address the above issues, an all-dynamic architecture is proposed, which allows quick and efficient duty cycling as needed for IoT. Moreover, this approach enables flexibility in operating speed and resolution (by means of optional oversampling) with inherent scaling of power. Finally, the proposed solution makes it possible to optimize the energy consumption for different values of the sensor resistance by simply adapting the timing of the interface circuitry.

A comparison between a DC-biased architecture and the all dynamic architecture is shown in Fig. 1. The architecture with

---

This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 665347.

---

Fig. 1. Architecture with static biasing circuits vs. all-dynamic architecture. Static biasing circuits has a constant power consumption over time. Even though the resolution can be improved by a longer conversion time or higher oversampling ratio (OSR), the absolute power (P) remains the same while the effective measurement frequency (f) goes down. Thanks to the nature of dynamic circuits, the all-dynamic architecture automatically goes to sleep mode after the conversion is completed. Therefore, speed and resolution can be set independently while the power automatically scales (P ∝ f·OSR), making the sensor more versatile and suitable for low-power duty-cycled IoT nodes.

This work shows a prototype of a versatile resistive temperature sensor with a range of 0~100°C for environmental monitoring with wireless sensor nodes. The conversion time is only 10μs and a minimum power consumption of 174pW (at 1Hz) can be achieved while offering a nominal rms resolution of 0.61°C and a resolution FoM down to 1.82pJ·°C⁻¹. If needed, the measurement rate can be increased from 1Hz up to 100kHz and the resolution can be improved from 0.61°C to 0.068°C by means of oversampling with an appropriate scaling of power. Further, a “double sided measurement” is introduced, which improves resolution, removes ADC offset, reduces flicker noise and compensates systematic errors.

This paper is organized as follows: the proposed all-dynamic temperature sensor is described in Section II, the measurement results are presented in Section III, and the conclusions are drawn in Section IV.
II. Proposed All-Dynamic Temperature Sensor

A. Architecture

Fig. 2 shows the architecture of the resistive sensor interface, which includes a clocked Wheatstone bridge and an asynchronous SAR ADC. The temperature sensing resistors $R_s$ use a non-silicide n-diffusion resistor (0.17%/°C). A non-silicide p-poly resistor (-0.035%/°C) and a non-silicide n-poly resistor use a non-silicide n-diffusion resistor (0.17%/°C) in series implement the temperature independent reference resistors $R_{ref}$, enabling the use of $R_{ref}$ as the reference for other types of sensors in the future. Each side of the bridge is connected to complementary switches, thus it can be connected to VDD or GND depending on the polarity of CLK1 and CLK2. A 10b asynchronous SAR ADC is used to sample and digitize the bridge output voltage. $C_{DAC}$ is only 300fF to save both ADC and bridge power. The bridge and ADC share the same supply VDDH (0.65V) to enable a ratiometric measurement. A high voltage supply VDDH (1V) is used to reduce the leakage of the bridge switches, and to improve the ADC switch linearity. The differential output of the bridge is ±0.5mV/°C (simulated), which includes a clocked Wheatstone bridge and an asynchronous SAR ADC. The temperature sensing resistors $R_s$ are implemented on chip to verify the theory described above. The ADC performs digitization. Therefore, the energy consumed by the ADC can maintain the previously sampled voltage on its capacitor [7]. Equation (2) can be rewritten as (3) using (1):

$$E_{\text{ADC}} = \frac{VDD^2}{100} \cdot 5\tau + 2 \cdot \frac{VDD}{2}$$

$$E_{\text{ADC}} = \frac{VDD^2}{2} \cdot (2.5 \cdot C_{DAC} + 3 \cdot C_p)$$

This shows that, with the help of duty-cycling, the energy consumed by the bridge for one sample only depends on the DAC capacitance and the bridge parasitics $C_p$, but not on the bridge resistance $R_{ref}$. However, $C_p$ is indirectly related to $R_{ref}$ as a larger resistance takes a larger chip area which implies higher $C_p$. Therefore, in contrast to the traditional approach where a large resistance is required for low power consumption, better power efficiency can be achieved with a smaller resistance for the duty-cycled bridge, as the parasitic $C_p$ can be reduced. Fig. 4 shows the energy per sample consumed by the bridge and the bridge area for different resistance values. Smaller resistors give a lower energy consumption as well as a smaller area. However, very small resistors suffer from increased mismatch, they require switches with a very low on-resistance, and need very short clock pulses. Therefore, as a compromise, a “small bridge” with 600kΩ $R_{ref}$ is chosen in this work. A “large bridge” with 10x larger resistors is also implemented on chip to verify the theory described above. Multiplexers select which of the two bridges is active.

B. Duty-cycled resistive bridge and resistance value choice

An asynchronous switched-capacitor SAR ADC is well-suited for IoT applications as it can digitize with a single clock speed as the ADC uses only dynamic circuits. To avoid static power from the resistive bridge, the bridge is duty-cycled using CLK1 and CLK2. As shown in Fig. 3, the bridge output voltage is directly sampled on the DAC capacitors of the ADC. The settling time constant $\tau$ is proportional to $R_{ref}$ ($\approx R_s$) multiplied by the sum of $C_{DAC}$ and $C_p$, where $C_p$ is the parasitic capacitance of the bridge, as shown in (1):

$$\tau = \frac{1}{2} \cdot R_{ref} \cdot (C_p + C_{DAC})$$

To save power, the bridge is switched off after its output voltage is settled (in about $5\tau$) and sampled, after which the ADC performs digitization. Therefore, the energy consumed by the bridge for one sample can be calculated as (2),

$$E_{\text{bridge}} = \frac{VDD^2}{R_{ref}} \cdot 5\tau + 2 \cdot \frac{VDD}{2}$$

where the first term is the energy consumed by the resistors in the bridge, and the second term is the energy consumed to charge $C_p$. $C_{DAC}$ does not need to be re-charged, as the SAR ADC can maintain the previously sampled voltage on its capacitor [7].

C. “Single sided” and “double sided” measurement

The waveforms in Fig. 3 explain the operation over time. First, CLK1 is high for $5\tau$ to enable the bridge, which generates a differential output voltage $V_p$-$V_n$. After that, CLK1 ADC samples the voltage and starts digitizing it, while CLK1 already

![Fig. 2. Architecture of the all-dynamic resistive bridge sensor interface.](image)

![Fig. 3. Principle of duty-cycled bridge and waveforms for single sided and double sided measurements.](image)
increased length are used for the ADC logic to minimize operation at very low speed. CMOS gate rather than using dynamic clock boosting to enable leakage. Moreover, the sampling switch is implemented with a 0.06mm² are powered down. While this “single sided” measurement is produced after the conversion delay and by then all circuits be achieved by a “double sided” measurement. In this case, CLK2 is enabled in a second step, enabling the bridge again but now with reversed supplies causing a reversed output voltage and a reversed second measurement \(D_{\text{out2}}\). By subtracting \(D_{\text{out2}}\) from \(D_{\text{out1}}\), a double sided measurement \(D_{\text{out}}\), which provides 3dB higher SNR is obtained. Similar to traditional techniques such as correlated double sampling and chopping, the double sided measurement can remove ADC offset and reduce flicker noise. Moreover, it can compensate systematic non-idealities during the entire conversion, as it is implemented over the entire system. The total conversion time for a single sided measurement with the small bridge is 5\(\mu\)s, including 1.5\(\mu\)s bridge settling time, resulting in a maximum speed of 200kHz/100kHz for the single/double sided measurement respectively. The large bridge has 10x larger resistors and consequently a 10x larger \(C_p\). This leads to a longer settling time, and consequently a maximum speed of 6.6kHz/3.3kHz. Even though the double sided measurement has a better performance, the single sided measurement still has its advantages, as it enables shorter conversion time and does not need any digital subtraction at the ADC output.

**D. Asynchronous SAR ADC**

An asynchronous SAR ADC [7] is used such that a single clock edge enables the entire ADC operation. The ADC uses a segmented DAC with 3 unary and 7 binary bits to improve DNL and save power. Unit capacitors of 250aF are employed to minimize \(C_{\text{DAC}}\) while achieving sufficient low kT/C noise. Moreover, the DAC is not reset but returns to the previously sampled voltage after each conversion, so there is no need to spend energy charging \(C_{\text{DAC}}\) for each cycle as temperature varies slowly. Differently from [7], high-\(V_{\text{th}}\) transistors with increased length are used for the ADC logic to minimize leakage. Moreover, the sampling switch is implemented with a CMOS gate rather than using dynamic clock boosting to enable operation at very low speed.

**III. MEASUREMENT RESULTS**

The entire interface was fabricated in 65nm CMOS and occupies an area of 0.11mm² (including both bridges) or 0.06mm² (excluding the large bridge), as shown in Fig. 5. Both bridges produce a similar output code except for some offset, as shown in Fig. 6. The measured rms resolution obtained with different oversampling ratios is shown in Fig. 7. When there is no oversampling, 0.88/0.61°C rms resolution is achieved for a single/double sided measurement with the small bridge for a conversion time of 5/10\(\mu\)s, respectively. The small and large bridge have a similar rms noise because the resistor noise is sampled on \(C_{\text{DAC}}\) resulting in the same kT/C contribution. With the help of oversampling and averaging, the resolution can be improved effectively. Thanks to the all-dynamic design, the power scales proportionally to the measurement speed over more than 3 orders of magnitude (Fig. 8, top). The leakage power is 174pW when measured at room temperature (around 25°C), and it starts dominating the total power consumption when the speed is below 10Hz. As expected, the large bridge consumes about 5 times more power compared to the small bridge due to the larger parasitics \(R_p\). As leakage depends on temperature, the power consumption goes up for higher temperatures at low speed operation (Fig. 8, bottom). According to post-layout simulations, the active power breakdown in the small bridge mode is approximately 51% for the bridge, 48% for the ADC, and 1% for the 1V clock drivers. For the leakage power, 80% is from the ADC and the remaining is from the clock drivers.

Twelve IC samples from one batch were characterized in a temperature chamber from 0 to 100°C with a 10°C step. A 1/3 Din Pt100 sensor is placed close to the chip as a reference. Temperature inaccuracy can be caused by the resistor’s non-

![Image](image_url)

**Fig. 4.** Impact of the bridge resistance on bridge energy and area.

**Fig. 5.** Die photo.

**Fig. 6.** Measured output code vs. temperature. (a) single, (b) double sided.

**Fig. 7.** Measured rms resolution vs. square root of oversampling ratio.
linear behavior, the non-linearity of the bridge, and ADC non-linearity. In this case, the distortion caused by DAC mismatch is dominant. Besides, due to mismatch of the ADC sampling switches, the sampled DAC voltages $V_p$ and $V_n$ will suffer from a different temperature-dependent signal droop due to leakage. This mismatch increases the gain in one of the single sided modes, but decreases the gain symmetrically in the opposite single sided mode. As a result, 2-point calibration is needed for single sided measurements, while 1-point calibration is sufficient for double sided measurements. On top of that, the signal droop during the conversion also causes ADC distortion, which leads to an inaccuracy of $-3.9/1.7^\circ\text{C}$ and $-2.6/1.3^\circ\text{C}$ for the two single sided measurements (Fig. 9, top). The double sided mode partially compensates the ADC distortion and hence improves the inaccuracy to $-1.1/1.5^\circ\text{C}$ after only a 1-point calibration at $50^\circ\text{C}$ (Fig. 9, bottom).

IV. CONCLUSION

Table I shows a performance summary and comparison to prior art [3-6]. This work (small bridge double sided measurement mode) achieves a nominal resolution of 0.61°C with a conversion time of only 10μs. It achieves the lowest reported energy/conversion (4.88pJ at 100kHz) and a very low absolute power of 174pW at 1Hz. Fig. 10 shows the resolution FoM benchmark of this work. A very low resolution FoM of 1.82pJ/°C (at 100kHz) is achieved, which is the state-of-the-art among sub-μW temperature sensors. Moreover, this is the only design with adaptable power versus speed, resolution and sensor resistance, and it provides a short conversion time, making it versatile and suitable for nW-level IoT nodes.

REFERENCES


| Table I. Measured Performance Summary and Comparison |
|---|---|---|---|---|---|
| | [3] | [4] | [5] | [6] | This work |
| Technology | 180nm | 180nm | 180nm | 65nm | 65nm |
| Area (mm²) | 0.18 | 0.09 | 0.08865 | 0.15 | 0.06 (small bridge + ADC) |
| $T$ range (°C) | 0–100 | 0–100 | 20–100 | 20–40 | 0–100 |
| Small bridge | | | | | |
| Inaccuracy (°C) | 0.50 | 1.4/1.5 | 0.22/0.19 | 0.3/0.15 | 0.11 (two bridges + ADC) |
| calibration method | 2-point | 2-point | 2-point | 2-point | |
| 1-point | | | | | |
| Resolution (°C) | 0.25° | 0.1 | 0.073 | 0.21 | 0.088 |
| Conversion time (μs) | 1.25a | 3.5b | 3.5b | 3.5b | 1.0 |
| Measured at room T (~25°C) | 100kHz, no OSR |
| Measured rate (Hz) | 100kHz, no OSR |
| E/conv or Res (μW°C) | 28.13 | 194.82 | 3.2 | 23.92 | 1.88 |
| E/conv or Res (μW°C) | 64.75 | 1.82 | 2.29 | |

* ±3σ value, min/max value for the rest * Resolution in LSB * OSR=100 * I(conversion time + sleep time) * Measured at 20°C * Measured at room T (~25°C) *